

High Efficiency DC/DC Power Module

MPN12AD12-TS

FEATURES:

- High Power Density Power Module
- Standard DOSA footprint
- Maximum Load:12A
- Input Voltage Range from 4.5V to 16.0V
- Output Voltage Range from 0.6V to 5.5V
- 97% Peak Efficiency
- Voltage Mode Control
- Protections (OCP, UVP, OTP, Non-latching)
- Internal Soft Start
- Pre-Biased Output
- Fixed Switching Frequency of 600kHz
- Power Good Indication
- Small size and low profile
(12.19mm x 12.19mm x 8.4mm)
- Negative / Positive on/off logic
- Pb-free Available (RoHS compliant)
- MSL 2a, 245°C Reflow
- Compliant to IPC-9592 (September 2008)

GENERAL DESCRIPTION:

The MPN12AD12-TS is a high frequency, high power density and complete DC/DC power module. The PWM controller, power MOSFETs and most of support components are integrated in one hybrid package. Additional, a new patent technology is adopted to stack power choke on the hybrid module in order to achieve high power density.

The features of MPN12AD12-TS include voltage mode control with high phase margin compensation, internal soft start, protections, and pre-biased output function. Besides, MPN12AD12-TS is an easy to use DC/DC power module, it only needs input/output capacitors and one voltage dividing resistor to perform properly.

The low profile and compact size enables utilization of space on the top of PC boards either for highly density point of load regulation to save the space and area. It is suitable for automated assembly by standard surface mount equipment and complies with Pb-free and RoHS compliance.

APPLICATIONS:

- General Buck DC/DC Conversion
- DC Distributed Power System
- Telecom and Networking Equipments
- Servers System

TYPICAL APPLICATION CIRCUIT & PACKAGE SIZE:




FIG.1 TYPICAL APPLICATION CIRCUIT





FIG.2 HIGH DENSITY POWER MODULE

ORDER INFORMATION:

Part Number	Ambient Temp. Range (°C)	Package (Pb-Free)	MSL	Note
MPN12AD12-TS	-40 ~ +85	QFN	Level 2a	-

Order Code	Packing	Quantity
MPN12AD12-TS	Tape and reel	300

PIN CONFIGURATION:



BOTTOM VIEW

PIN DESCRIPTION:

Symbol	Pin No.	Description
ON/OFF	1	Enable – to pull the pin lower than 0.8V or floating Disable – pull the pin higher than 3.0V
VIN	2	Power input pin. It needs to be connected to input rail. It also needs to be connected to thermal dissipation layer by vias connection.
GND	3、7	All voltage levels are referenced to the pins. All pins should be connected together with a ground plane
VOUT	4	Power output pin. It needs to be connected to output rail. It also needs to be connected to thermal dissipation layer by vias connection.
VS+(SENSE)	5	Output voltage sensing pin. Connect to output loading to eliminate the positive voltage loss along the trace and keep the regulation at loading. CAUTION: Do not leave this pin open.
TRIM	6	Feedback input. Connect a resistor between this pin and ground for adjusting output voltage. Place this resistor as closely as possible to this pin and ground.
NC	8、9	No connect
PGOOD	10	This is an open drain signal and pulls low when any condition exists that would indicate that the output of the supply might be out of regulation. An external pull-up resistor (1k~50kohm) should be connected to a supply +5V, if not use leave this pin open.

ELECTRICAL SPECIFICATIONS:

CAUTION: Do not operate at or near absolute maximum rating listed for extended periods of time. This stress may adversely impact product reliability and result in failures outside of warranty.

Parameter	Description	Min.	Typ.	Max.	Unit
■ Absolute Maximum Ratings					
VIN to GND	Continuous	-0.3	-	+18.0	V
ON/OFF to GND		-0.3	-	10.7	V
VS+ to GND		-0.3	-	+7.0	V
TRIM to GND		-0.3	-	+7.0	V
PGOOD to GND		-0.3	-	+7.0	V
T _c		-	-	+110	°C
T _j		-40	-	+125	°C
T _{stg}		-40	-	+125	°C
Reflow peak temperature		-	-	260	°C
ESD Rating	Human Body Model (HBM)	-	-	2k	V
	Machine Model (MM)	-	-	100	V
	Charge Device Model (CDM)	-	-	1k	V
■ Thermal Information					
R _{th(jchoke-a)}	Thermal resistance from junction to ambient. Note 1	-	20	-	°C/W
■ Recommendation Operating Ratings					
V _{IN}	Input Supply Voltage	+4.5	-	+16.0	V
V _{OUT}	Adjusted Output Voltage	+0.6	-	+5.5	V
T _a	Ambient Temperature	-40	-	+85	°C

NOTES:

1. R_{th(jchoke-a)} is measured with the component mounted on an effective thermal conductivity test board on 0 LFM condition. The test board size is 80mm×80mm×1.6mm with 4 layers, 1 oz per layer. The test condition is complied with JEDEC EIJ/JESD 51 Standards.

ELECTRICAL SPECIFICATIONS: (Cont.)

Conditions: $T_A = 25^\circ\text{C}$, unless otherwise specified.

$V_{IN}=12\text{V}$, $V_{OUT}=3.3\text{V}$, $C_{IN}=22\mu\text{F/Ceramic}\times 3$, $C_{OUT}=47\mu\text{F/Ceramic}\times 3 + \text{POScap LOW ESR } 330\mu\text{F (6TPE330ML)}$.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
■ Input Characteristics						
I_{IN}	Input supply bias current	$I_{OUT} = 0\text{A}$ $V_{IN} = 12\text{V}$, $V_{OUT} = 3.3\text{V}$	-	56	-	mA
I_S	Input supply current	$I_{OUT} = 12\text{A}$ $V_{IN} = 12\text{V}$, $V_{OUT} = 3.3\text{V}$	-	3.46	-	A
■ Output Characteristics						
$I_{OUT(DC)}$	Output continuous current range	$V_{IN}=12\text{V}$, $V_{OUT}=3.3\text{V}$	0	-	12	A
$\Delta V_{OUT}/\Delta V_{IN}$	Line regulation accuracy	$V_{IN} = 10.8\text{V to } 13.2\text{V}$ $V_{OUT} = 3.3\text{V}$, $I_{OUT} = 0\text{A}$ $V_{OUT} = 3.3\text{V}$, $I_{OUT} = 12\text{A}$	-	0.3	-	%
$\Delta V_{OUT}/\Delta I_{OUT}$	Load regulation accuracy	$I_{OUT} = 0\text{A to } 12\text{A}$ $V_{IN} = 12\text{V}$, $V_{OUT} = 3.3\text{V}$	-	0.5	-	%
$V_{OUT(AC)}$	Output ripple voltage	$I_{OUT} = 12\text{A}$ $V_{IN} = 12\text{V}$, $V_{OUT} = 3.3\text{V}$	-	25	35	mVp-p
$V_{O, set}$	Output voltage set point	$T_J = 25^\circ\text{C}$, with 0.5% tolerance for external resistor used to set output voltage	-1.0	-	+1.0	% $V_{O, set}$
CO_{ESR}	ESR limitation of Output capacitor		10	25	50	$\text{m}\Omega$
C_O	Output capacitance value		300	-	5000	μF
■ Dynamic Characteristics						
ΔV_{OUT-DP}	Voltage change for positive load step	$I_{OUT} = 6\text{A to } 12\text{A}$ Current slew rate = 2.5A/uS $V_{IN} = 12\text{V}$, $V_{OUT} = 3.3\text{V}$	-	70	105	mVp-p
ΔV_{OUT-DN}	Voltage change for negative load step	$I_{OUT} = 6\text{A to } 12\text{A}$ Current slew rate = 2.5A/uS $V_{IN} = 12\text{V}$, $V_{OUT} = 3.3\text{V}$	-	70	105	mVp-p
■ Control Characteristics						
V_{REF}	Reference voltage	$T_J = 25^\circ\text{C}$	0.597	0.6	0.603	V
		$-40^\circ\text{C} < T_J < 125^\circ\text{C}$	0.594	0.6	0.606	
F_{osc}	Oscillator frequency		540	600	660	kHz
V_{UV}	Feedback lower voltage limit for PGOOD		0.500	0.525	0.550	V
V_{ov}	Feedback upper voltage limit for PGOOD		0.655	0.675	0.700	V
I_{PGL}	PGOOD pulldown current	$R_{PGOOD}=1\text{K}$, $V_{BIAS}=5\text{V}$	-	-	5	mA
V_{PGL}	PGOOD pulldown Voltage	$I_{PGOOD}=5\text{mA}$,	-	-	0.4	V

ELECTRICAL SPECIFICATIONS: (Cont.)

Conditions: $T_A = 25^\circ\text{C}$, unless otherwise specified.

$V_{IN}=12V$, $V_{OUT}=3.3V$, $C_{IN}=22\mu\text{F/Ceramic}\times 3$, $C_{OUT}=47\mu\text{F/Ceramic}\times 3 + \text{POSCap LOW ESR } 330\mu\text{F}$ (6TPE330ML).


Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
■ ON-OFF Control, (Negative logic)						
Von/off	Logic Low Voltage	Module On	-	-	0.8	V
Von/off	Logic High Voltage	Module Off	3.0	-	-	V
Ton(Delay)	Output delay time	EN=high to low, $V_{OUT} = 90\%$ Setting point	9.3	-	17	ms
■ Efficiency						
η	Efficiency	$V_{IN}=12V$, $V_{OUT}=1.0V$, $I_{OUT}=12A$	-	88	-	%
η	Efficiency	$V_{IN}=12V$, $V_{OUT}=1.2V$, $I_{OUT}=12A$	-	89.6	-	%
η	Efficiency	$V_{IN}=12V$, $V_{OUT}=1.8V$, $I_{OUT}=12A$	-	92.3	-	%
η	Efficiency	$V_{IN}=12V$, $V_{OUT}=2.5V$, $I_{OUT}=12A$	-	93.9	-	%
η	Efficiency	$V_{IN}=12V$, $V_{OUT}=3.3V$, $I_{OUT}=12A$	-	95	-	%
η	Efficiency	$V_{IN}=12V$, $V_{OUT}=5.0 V$, $I_{OUT}=12A$	-	96.1	-	%
■ PWM						
D _{MAX}	Maximum duty cycle		90	-	-	%
T _{ON(min)}	Minimum controllable pulse width		-	-	70	ns
■ Fault Protection						
T _{SD}	Shutdown temperature	T _j of internal PWM IC.	-	145	-	°C
T _{SDH}	Hysteresis		-	20	-	°C
■ Other Characteristics						
L	Inductance		-	0.45	-	uH

TYPICAL PERFORMANCE CHARACTERISTICS: (VOUT=1.0V)

Conditions: Cin=22uF/Ceramic×3, Cout=47uF/Ceramic×3 + POScap LOW ESR 330uF (6TPE330ML).
Test Board Information: 80mm×80mm×1.6mm, 4 layers.

NOTES:

The output ripple and transient response are measured by short loop probing and limited to 20MHz bandwidth.
The following figures are the typical characteristic curves at 1.0Vout.




TYPICAL PERFORMANCE CHARACTERISTICS: (VOUT=1.2V)

Conditions: $C_{in}=22\mu F/Ceramic \times 3$, $C_{out}=47\mu F/Ceramic \times 3 + POScap LOW ESR 330\mu F$ (6TPE330ML).
 Test Board Information: 80mm×80mm×1.6mm, 4 layers.

NOTES:

The output ripple and transient response are measured by short loop probing and limited to 20MHz bandwidth.
 The following figures are the typical characteristic curves at 1.2Vout.




TYPICAL PERFORMANCE CHARACTERISTICS: (VOUT=1.8V)

Conditions: $C_{in}=22\mu F/Ceramic \times 3$, $C_{out}=47\mu F/Ceramic \times 3 + POScap LOW ESR 330\mu F$ (6TPE330ML).
Test Board Information: 80mm×80mm×1.6mm, 4 layers.

NOTES:

The output ripple and transient response are measured by short loop probing and limited to 20MHz bandwidth.
The following figures are the typical characteristic curves at 1.8Vout.




TYPICAL PERFORMANCE CHARACTERISTICS: (VOUT=2.5V)

Conditions: $C_{in}=22\mu F/Ceramic \times 3$, $C_{out}=47\mu F/Ceramic \times 3 + POScap LOW ESR 330\mu F$ (6TPE330ML).
 Test Board Information: 80mm×80mm×1.6mm, 4 layers.

NOTES:

The output ripple and transient response are measured by short loop probing and limited to 20MHz bandwidth.
 The following figures are the typical characteristic curves at 2.5Vout.




TYPICAL PERFORMANCE CHARACTERISTICS: (VOUT=3.3V)

Conditions: $C_{in}=22\mu F/Ceramic \times 3$, $C_{out}=47\mu F/Ceramic \times 3 + POScap LOW ESR 330\mu F$ (6TPE330ML).
 Test Board Information: 80mm×80mm×1.6mm, 4 layers.

NOTES:

The output ripple and transient response are measured by short loop probing and limited to 20MHz bandwidth.
 The following figures are the typical characteristic curves at 3.3Vout.




TYPICAL PERFORMANCE CHARACTERISTICS: (VOUT=5.0V)

Conditions: $C_{in}=22\mu F/Ceramic \times 3$, $C_{out}=47\mu F/Ceramic \times 3 + POScap LOW ESR 330\mu F$ (6TPE330ML).
 Test Board Information: 80mm×80mm×1.6mm, 4 layers.

NOTES:

The output ripple and transient response are measured by short loop probing and limited to 20MHz bandwidth.
 The following figures are the typical characteristic curves at 5.0Vout.



APPLICATIONS INFORMATION:

REFERENCE CIRCUIT FOR GENERAL APPLICATION:

The FIG.39 shows the MPN12AD12-TS application schematics for input voltage +12V.

Condition:

VIN = 12V , VOUT = 1.8V , IOUT = 12A

Ci1 = 3 x 22uF / 25V , Co1 = 330uF / 6.3V (6TPE330ML) , Co2 = 3 x 47uF / 6.3V

RTrim = 5k ohm




FIG.39 TYPICAL APPLICATION CIRCUIT

SAFETY CONSIDERATION:

Certain applications and/or safety agencies may require fuses at the inputs of power conversion components. Fuses should also be used when there is the possibility of sustained input voltage reversal which is not current limited. For greatest safety, we recommend a fast blow fuse installed in the ungrounded input supply line. The installer must observe all relevant safety standards and regulations. For safety agency approvals, install the converter in compliance with the end-user safety standard.

INPUT FILTERING:

The module should be contacted to as low AC impedance source supply and a highly inductive source or line inductance can affect the stability of the module. An input capacitor must be placed directly to the input pin of the module, to minimize input ripple voltage and ensure module stability.

APPLICATIONS INFORMATION: (Cont.)

OUTPUT FILTERING:

To reduce output ripple and improve the dynamic response to a step load change, an additional capacitor at the output must be used. Low ESR polymer and ceramic capacitors are recommended to improve the output ripple and dynamic response of the module.

PRE-BIAS STARTUP:

The MPN12AD12-TS contains a circuit to prevent current from being pulled from the output during startup in the condition the output is pre-biased. There are on PWM pulses until the internal soft-start voltage rises above the error amplifier input, if the output is pre-biased. Once the soft-start voltage exceeds the error amplifier input, the controller slowly initiates synchronous rectification by starting the synchronous rectifier with narrow on time. It then increments that on time on a cycle-by-cycle basis until it coincides with the time dictated by $(1-D)$, where the D is duty cycle of the converter. This approach prevents the sinking of current from a pre-biased output, and ensures the output voltage startup and ramp to regulation is smooth and controlled.

POWER GOOD:

The MPN12AD12-TS provides an indication that output is good for the converter. This is an open drain signal and pulls low if any condition exists such as V_{TRIM} is more than $\pm 12.5\%$ from nominal, soft-start is active, and short circuit condition has been detected. The PGOOD terminal should be connected through a pull up resistor to a source of 5VDC. When there is no power to the device, PGOOD is not able to pull close to GND if an auxiliary supply is used for the power good indication. In this case, the PGOOD pin looks approximately like a diode to GND.

OVERCURRENT PROTECTION:

The over-current function protects the converter from a shorted output by using the low side MOSFET on-resistance, $R_{DS(ON)}$, to monitor the current. When the protection is triggered, the module enters hiccup mode. The module operates normally once the fault is removed.

OVER TEMPERATURE PROTECTION:

If the junction temperature of the MPN12AD12-TS reaches the thermal shutdown limit of 145°C , the PWM and the oscillator are turned off and H/L MOSFET are driven low. When the junction cools to the required level (125°C typical), the PWM initiates soft start as during a normal power up cycle.

APPLICATIONS INFORMATION: (Cont.)
REMOTE SENSE:

The power module has a Remote Sense feature to eliminate the distribution losses on the output line trace and keep the regulation at loading point. In the event of an open remote sense line, the module shall maintain local sense regulation through an internal resistor.

REMOTE ON/OFF:

The MPN12AD12-TS power module has an ON/OFF pin for remote ON/OFF operation. Both positive and negative ON/OFF logic options are available.

For negative logic, the circuit configuration is shown in FIG.40. To turn the module OFF, Q1 should be turned OFF and voltage of ON/OFF pin should be pull-high with an external pull-up resistor. To turn the module ON, Q1 is turned ON to have voltage of ON/OFF pin pull-low.




FIG.40 CIRCUIT FOR NEGATIVE ON/OFF LOGIC


$$V_{ON/OFF} = V_{IN} \times \left(\frac{49.9K + 40.3K}{R_{pull-up} + 49.9K + 40.3K} \right) \quad 3V < V_{ON/OFF} < 10.7V \quad (\text{EQ.1})$$

APPLICATIONS INFORMATION: (Cont.)
OUTPUT VOLTAGE PROGRAMMING:

The MPN12AD12-TS has an internal 0.6V reference voltage, It only programs the dividing resistor R_{TRIM} which respects to TRIM pin and GND, and division resistor needs to be closed as possible to the TRIM pin. The output voltage can be calculated as shown in Equation 1 and the resistance according to typical output voltage is shown in TABLE 1. (Note : internal resistance was 10k ohm \pm 0.5%)


$$V_{OUT} = 0.6 \times \left(1 + \frac{10k}{R_{TRIM}} \right) \quad (\text{EQ.2})$$

V _{OUT}	1.0V	1.2V	1.5V	1.8V	2.5V	3.3V	5V
R _{trim} (ohm)	15k	10k	6.667k	5k	3.158k	2.222k	1.364k

TABLE 1
RECOMMENDATION LAYOUT GUIDE:

FIG.41 RECOMMENDATION LAYOUT (TOP LAYER)

APPLICATIONS INFORMATION: (Cont.)**THERMAL CONSIDERATIONS:**

All of thermal testing condition is complied with JEDEC EIJ/JESD 51 Standards. Therefore, the test board size is 80mm×80mm×1.6mm with 4 layers. The case temperature of module sensing point is shown as FIG.42. Then $R_{th(j\text{choke}-a)}$ is measured with the component mounted on an effective thermal conductivity test board on 0 LFM condition. The MPN12AD12-TS module is designed for using when the case temperature is below 110°C regardless the change of output current, input/output voltage or ambient temperature.

**FIG.42 CASE TEMPERATURE SENSING POINT**

APPLICATIONS INFORMATION: (Cont.)**REFLOW PARAMETERS:**

Lead-free soldering process is a standard of making electronic products. Many solder alloys like Sn/Ag, Sn/Ag/Cu, Sn/Ag/Bi and so on are used extensively to replace traditional Sn/Pb alloy. Here the Sn/Ag/Cu alloy (SAC) are recommended for process. In the SAC alloy series, SAC305 is a very popular solder alloy which contains 3% Ag and 0.5% Cu. It is easy to get it. FIG.43 shows an example of reflow profile diagram. Typically, the profile has three stages. During the initial stage from 70°C to 90°C, the ramp rate of temperature should be not more than 1.5°C/sec. The soak zone then occurs from 100°C to 180°C and should last for 90 to 120 seconds. Finally the temperature rises to 230°C to 245°C and cover 220°C in 30 seconds to melt the solder. It is noted that the time of peak temperature should depend on the mass of the PCB board. The reflow profile is usually supported by the solder vendor and user could switch to optimize the profile according to various solder type and various manufacturers' formula.

Recommended Reflow Profile
OL213 Solder Paste: SAC305(Sn96.5/Ag3.0/Cu0.5) Alloy, mp. 216~219°C





FIG.43 RECOMMENDATION REFLOW PROFILE

PACKAGE OUTLINE DRAWING:


Unit: mm

General Tolerances: $\pm 0.2\text{mm}$


Solder Pad: ENIG(Electroless Nickel Immersion Gold)



TOP VIEW



BOTTOM VIEW




SIDE VIEW

LAND PATTERN REFERENCE:


Unit: mm

General Tolerances: $\pm 0.2\text{mm}$



TOP VIEW

TYPICAL RECOMMENDED LAND PATTERN




TOP VIEW


STENCIL PATTERN WITH PADS (STENCIL $t=120\ \mu\text{m}$)

MARKING DRAWING:

Fiducial point



TOP VIEW





BOTTOM VIEW

Marking note:

1. Circle represents the fiducial point of SMT
2. MPN12AD12-TS represents the Product Name
3. 2HPYYMDDXX represents the Lot Number

PACKING INFORMATION:


Unit: mm

PACKAGE IN TAPE LOADING ORIENTATION

TAPE DIMENSION

A0	13 ± 0.10
B0	13 ± 0.10
K0	8.55 ± 0.10


PACKING INFORMATION: (Cont.)

Unit: mm

Reel Dimension

Peel Strength of Top Cover Tape

The peel speed shall be about 300mm/min.

The peel force of top cover tape shall be between 0.1N to 1.3N



REVISION HISTORY:

Date	Revision	Changes
2014.01.10	00	Release the preliminary specification.
2014.10.24	01	Adding POD, packing information.
2014.12.05	02	Change output range, adding pinout description and test condition information.
2014.12.17	03	PACKAGE OUTLINE DRAWING <ul style="list-style-type: none"> ● Add Tolerances $\pm 0.2\text{mm}$ ● END VIEW Hmax. 8.4 → 8 ± 0.4
2015.01.06	04	Add MARKING DRAWING
2015.02.04	05	PACKING INFORMATION PIN 1 , Top left corner → Top right corner
2015.02.26	06	1. Thermal Considerations: <ul style="list-style-type: none"> ● Add Thermal Considerations ● Add Case Temperature Sensing Point 2. PACKAGE OUTLINE DRAWING <ul style="list-style-type: none"> ● Tolerances: $\pm 0.2\text{mm}$ → General Tolerances: $\pm 0.2\text{mm}$ ● Modify Drawing 3. LAND PATTERN REFERENCE <ul style="list-style-type: none"> ● Add General Tolerances $\pm 0.2\text{mm}$ ● Modify Drawing 4. Update electrical specifications and applications information
2015.04.24	07	1. Change MSL level from level 2a to level 2 2. Change Output voltage set point tolerance from $\pm 2\%$ to $\pm 1\%$ and added output ripple and dynamic characteristics MAX values
2015.05.22	A0	1. Change MSL level from level 2 to level 2a
2015.10.22	A1	1. Change page 5 ON / OFF Pin description 2. Add page 15 RECOMMENDATION LAYOUT GUIDE 3. Add page 17 REFLOW PARAMETERS
2016.01.22	A2	1. Update page 1 GENERAL DESCRIPTION 2. Update page 18、20、21 pin 1 mark of PCB base

REVISION HISTORY(Cont.):

2016.09.29	A3	<ol style="list-style-type: none">1. Change page 4 ON/OFF pin MAX. rating from +7V to +10.7V2. Change page 5 ON/OFF, Module On Logic Low Voltage, Module Off Logic High Voltage3. Replace page 5 $I_{on/off}$ information for customer to calculate accordingly by page 15 equation EQ.1 with updated REMOTE ON/OFF and FIG.404. Replace page 21~22 circle marking name Pin 1 by fiducial point
2018.03.23	A4	<ol style="list-style-type: none">1. Add page 5 output capacitor Characteristics and page 6 inductance information
2019.05.28	A5	<ol style="list-style-type: none">1、Add page 4 peak reflow temperature2、Add page 5 PGOOD characteristic3、Add page 6 turn-on output delay time4、Update page 7~12 waveform of turn-on5、Update page 14 information of Power Good6、Add page 19 Solder Pad: ENIG(Electroless Nickel Immersion Gold)7、Update page 20 stencil pattern with square pads to stencil pattern with pads